Introduction
In this paper we focus on some aspects related to modeling and formal verification of embedded systems. Many models have been proposed to represent embedded systems [1] [2] . These models encompass a broad range of styles, characteristics, and application domains and include the extensions of finite state machines, data flow graphs, communication processes and Petri nets. In this report, we have used a PRES + model (Petri net based Representation for Embedded Systems) as an extension of classical Petri net model that captures concurrency, timing behaviour of embedded systems; it allows systems to be representative in different levels of abstraction and improves expressiveness by allowing the token to carry information [3] . This modeling formalism has a well defined semantics so that it supports a precise representation of system. As a first step, we have taken an untimed PRES + model which captures all the features of PRES + model except the time behaviour which have reported in earlier report. A typical synthesis flow of complex systems like VLSI circuits or embedded systems comprises several phases. Each phase transforms/refines the input behavioural specification (of the systems to be designed) with a view to optimize time and physical resources. Behavioural verification involves demonstrating the equivalence between the input behaviour and the final design which is the output of the last phase. In computational terms, it is required to show that all the computations represented by the input behavioural description, and exactly those, are captured by the output description.
Modeling using PRES + , as discussed above, may be convenient for specifying the input behaviour because it supports concurrency. However, there is no equivalence checking method reported in the literature for PRES + models to the best of our knowledge. In contrast, equivalence checking of FSMD models exist [4] . Although Transformation procedure from non-pipelined version PRES + to pipelined version PRES + is reported [3] . As a first step, we seek to hand execute our reported algorithm on a real life example and we have to translate two versions of PRES + models to FSMD models.
The rest of the paper is organized as follows. Section 2 presents the definition of PRES + and FSMD models. Section 3 presents Proposed algorithm for conversion from an untimed PRES + models to an FSMD models. Section 4 presents notion of equivalence, abstraction. In this section we have also presented the working principal of an example of real life embedded systems. Section 5 verify the equivalence between initial and transformed behaviour using FSMD equivalence checking method. Finally, some future works are identified in Section 6
Brief description of PRES + and FSMD model
Before the conversion mechanism we discuss the design representation of PRES + models.
Description of PRES + models
A PRES + model is a seven tuple N = (P, V P , K, T, I P , O, M 0 ), where the members are defined as follows. The set P = {p 1 , p 2 , ...., p m } is a finite non-empty set of places; V P : the set of variables. A place p is associated with a variable v p ; therefore, V P = {v p | p ∈ P }. Every place is capable of holding a token having a value. A token value may be of any type, such as, Boolean, integer, etc., or a user-defined type of any complexity (for instance, a structure, a set, or a record). The set K denotes the set of all possible token types. Thus, K is a set of sets. The set T = {t 1 , t 2 , ...., t n } is a finite non-empty set of transitions; I P ⊆ P × T is a finite non-empty set of input arcs which define the flow relation from places to transitions − "input" with respect to transitions; O ⊆ T × P is a finite non empty set of output arcs which define the flow relation from transitions to places. A marking M is the assignment of tokens to places of the net; hence, M ⊆ P . The marking of a place p ∈ P , denoted M (p), is either 0 or 1. For a particular marking M, a place p is said to be marked iff M (p) = 1. M 0 is the initial marking of the net, depicting the places having tokens initially.
The type function τ : P → K associates every place p ∈ P with a token type. The pre-set • t of a transition t ∈ T is the set of input places of t. Thus,
Similarly, the post-set t
• of a transition t ∈ T is the set of output places of t. So, t
• t} is the set of variables associated with places from which input arcs lead to the transition t. Similarly, the pre-set
• p and the post-set p • of a place p ∈ P are given by
respectively. For every transition t ∈ T , there exists a transition function f t associated with t; that is, for all t ∈ T , f t :
, where
The functions f t 's are used to capture the functional transforms that take place of the variable associated with the output places of the transitions i.e,
A transition t ∈ T may have a guard g t associated with it. The guard of a transition t is a predicate g t :
Description of FSMD model
A finite state machine with data path (FSMD) is a universal specification model. An FSMD is defined as an ordered tuple
..., q n } is a finite set of control states. q 0 ∈ Q is the reset state. I F is the set of primary input signals. V F is the set of storage variables. O F is the set of primary output signals,
S → U is the update function of the output and the storage variables, where S and U are as defined below S = {L ∪ E R | L is the set of boolean literals of the form b or b, b ∈ B ⊆ V is a boolean variable and E R = {eR0 | e ∈ E A }}; its represent the set of status expression over I F ∪ V , where E A represents a set of arithmetic expression over I F ∪ U of input and storage variables and R is any arithmetic relation. R ∈ {=, =, >, ≥, <, ≤}. U = {x ⇐ e | x ∈ O F ∪ V F and e ∈ E A ∪ E R } represent set of storage or output assignment.
Proposed algorithm for conversion from an untimed PRES + models to an FSMD models
Let the input PRES + model be N and the generated FSMD model be F . For simplicity, we assume that all tokens are of integer type. i.e τ (p) = Z for all p ∈ P .
The first step of our algorithm computes the following entities in the FSMD model: q 0 , I F , V F , O F , U and S. The algorithm then goes on to compute Q: the set of states; f : the state transition function and h: the update function. Symbolic simulation of the PRES + model is used to compute these entities starting from the initial marking M 0 = q 0 .
• At each step of the simulation, starting from a present marking M (= q) ⊆ P the algorithm enumerates all the possible sets of transitions of N from M ; for each of these sets of possible transitions, it constructs the next state (q + ) of F from the new marking M + of the PRES + model N .
• Obtain the transition from q to q + in F . • For example, consider the scenario given in Figure 1 . Let M = {p 1 , p 2 , p 3 } = q; so the set T q of all transitions emanating from the places in M is given by T q = {t 1 , t 2 , t 3 }. The possible sets of transitions are {t 1 , t 2 } leading to the marking M 
Algorithm

Steps:
Step 1: Given PRES + model q 0 ⇐ M 0 ; I F ⇐ { Variables associated with p | p ∈ M 0 (p)}; V F ⇐ {Variables associated with p | p / ∈ M 0 (p)}; // O F is the set of variables associated with places from which no arcs are input // to any transition. Therefore O F ⇐ {Variable associated with p | p • = φ}; // U is obtain from transition function of PRES + model and variable associated // with post set of that transition. Therefore,
// S is obtained from the guard conditions of the PRES + models. Therefore, S ⇐ {g t | t ∈ T };
Step 2: Q ⇐ {q 0 }; Q new ⇐ Q; Q + new ⇐ ∅;
Step 3: ∀q ∈ Q new
Step 3.1:
Tq , the set of possible // transitions. Q q new = ∅, empty set, //Q q new : the set of next states generated // depending on q mutually exclusive // depending on guard condition // associated with member of τ q .
Step 3.2: ∀T ∈ τ q
Step 3.2.1:
Step 3.2.2: Let G T be the set of guards associated with t ∈ T . In the table of the function f , insert entry f (q, G T ) = q
+
Step 3.2.3: Let A T be the set of assignments of the form
.., v n } = • t and f t is the function associated with t }; In the table of the function h, insert the entry h(q, G t ) = A T ; // members of A T are carried out in parallel Step 3.2.4:
Step 4: // Any new state generated Q 
Notion of equivalence between two PRES + models
In the synthesis process there are a number of refinement phase. System model is transformed in each phases. So the validity of this transformation depends on the equivalence between the input behaviour and the output behaviour of each phase. Literature [3] has propounded three notion of equivalence -cardinality equivalence, functional equivalence, and time equivalence; the two PRES + models are totally equivalence iff they satisfies all these equivalence. We are dealing with untimed PRES + hence, there is no need to show time equivalence. Two PRES + models N 1 and N 2 are cardinality equivalence iff:
1. There exist a one to one correspondence between the in-ports and the out-ports of N 1 and N 2 i.e f in : inP 1 ↔ inP 2 and f out : outP 1 ↔ outP 2 .
2. The Initial markings M 1,0 and M 2,0 of N 1 and N 2 are the same.
3. After execution of N 1 and N 2 if the tokens are accumulated at out-ports of the each nets, there is a one to one correspondence of marking at their out-ports.
For example in Figure 4 inP 1 = {P a , P b }, outP 1 = {P e , P f , P g }, inP 2 = {P aa , P bb } outP 2 = {P ee , P f f , P gg } and f in and f out are defined by f in (P a ) = P aa , f in (P b ) = P bb , f out (P e ) = P ee , f in (P f ) = P f f and f in (P g ) = P gg . Second condition also satisfies the two nets. N 1 and N 2 also satisfies third condition i.e after execution of N 1 and N 2 all out-ports of N 1 and N 2 contains token and they are one to one correspondence. Hence two PRES + N 1 and N 2 are cardinality equivalence.
Two nets PRES + N 1 and N 2 are functionally equivalent iff:
1. 
Modeling of a real life example
Non-pipelined pipelined version of PRES + model for a jammer is reported [3] . Transformation technique from nonpipelined version of PRES + model to pipeline version of PRES + model also have been reported [3] . Non-pipelined and pipelined version of PRES + models are shown in Figure 6 and Figure 7 respectively. 
Experimental results
We have reported a translation algorithm from untimed PRES + model to FSMD model. Hand execution of this translation algorithm we have get FSMD model of the jammer from non pipelined PRES + model. The FSMD model is given Figure 8 and transition function is given in Table 1 . Similarly, the FSMD generated from the pipelined PRES Figure 9 and the state transition function given in Table 2 State Thresold-copy 3 keepVal 3 detectAmp q2, q3 in-Copy 3 getAmp q3, q4 pwPriCnt 3 getT 3 head q4, q5 f 3 getKPS 3 FFT 3 getPer q5, q6 trigerselect-Copy 3 keepVal 3 getType 3 opMode-Copy 3 keepVal 3 getScenario q6, q7 modParLib-Copy 3 keepVal 3 extractN and delayParLibCopy 3 keepVal3 extranctN 3 adjustDelay q7, q8 doMod 3 sumsig q8, q9 emit Table 2 : Transition function for FSMD model obtain from pipelined PRES + model of a jammer
Here the FSMD equivalence checking is very straightforward. Two versions of FSMDs have only one path and the data transformation which have been shown in Table 1 and Table 2 are same. Hence two FSMD models are equivalent.
Plan of Future work
Carrying out analysis for correctness of technique, complexity analysis, etc. Direct equivalence checking between two PRES + models Generalization of FSMD models to timed FSMD models. We will generalize an FSMD model to timed FSMD model which can capture data path as well as timing behaviour and Conversion of PRES + models to timed FSMD models.
